Folgen
Erik Hagersten
Erik Hagersten
Uppsala University
Bestätigte E-Mail-Adresse bei it.uu.se - Startseite
Titel
Zitiert von
Zitiert von
Jahr
DDM-a cache-only memory architecture
E Hagersten, A Landin, S Haridi
Computer 25 (9), 44-54, 1992
4311992
StatCache: A probabilistic approach to efficient and accurate data locality analysis
E Berg, E Hagersten
IEEE International Symposium on-ISPASS Performance Analysis of Systems and …, 2004
2312004
Queue locks on cache coherent multiprocessors
P Magnusson, A Landin, E Hagersten
Proceedings of 8th International Parallel Processing Symposium, 165-171, 1994
2261994
WildFire: A scalable path for SMPs
E Hagersten, M Koster
Proceedings Fifth International Symposium on High-Performance Computer …, 1999
1621999
StatStack: Efficient modeling of LRU caches
D Eklov, E Hagersten
2010 IEEE International Symposium on Performance Analysis of Systems …, 2010
1612010
Multiprocessing system configured to perform efficient write operations
EE Hagersten
US Patent 5,749,095, 1998
1491998
Fast data-locality profiling of native execution
E Berg, E Hagersten
Proceedings of the 2005 ACM SIGMETRICS international conference on …, 2005
1322005
Multiprocessing computer system employing local and global address spaces and COMA and NUMA access modes
EE Hagersten, PN Loewenstein
US Patent 5,887,138, 1999
1231999
Implementing snooping on a split-transaction computer system bus
A Singhal, B Liencres, J Price, FM Cerauskis, D Broniarczyk, G Cheung, ...
US Patent 5,978,874, 1999
1091999
Hierarchical backoff locks for nonuniform communication architectures
Z Radovic, E Hagersten
The Ninth International Symposium on High-Performance Computer Architecture …, 2003
942003
A statistical multiprocessor cache model
E Berg, H Zeffer, E Hagersten
2006 IEEE International Symposium on Performance Analysis of Systems and …, 2006
912006
Race-free interconnection networks and multiprocessor consistency
A Landin, E Hagersten, S Haridi
Proceedings of the 18th Annual International Symposium on Computer …, 1991
871991
Hierarchical SMP computer system
EE Hagersten, MD Hill
US Patent 5,862,357, 1999
841999
Toward scalable cache only memory architectures
E Hagersten
Royal Institute of Technology, 1992
831992
Efficient allocation of cache memory space in a computer system
EE Hagersten, MD Hill
US Patent 5,893,150, 1999
821999
Cache pirating: Measuring the curse of the shared cache
D Eklov, N Nikoleris, D Black-Schaffer, E Hagersten
2011 International Conference on Parallel Processing, 165-175, 2011
812011
Bandwidth bandit: Quantitative characterization of memory contention
D Eklov, N Nikoleris, D Black-Schaffer, E Hagersten
Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation …, 2013
782013
Gigaplane (TM): A High Performance Bus for Large SMPs
A Singhal, D Broniarczyk, F Ceraukis, J Price, L Yuan, C Cheng, D Doblar, ...
Hot Interconnects IV, 41-52, 1996
781996
Fast modeling of shared caches in multicore systems
D Eklov, D Black-Schaffer, E Hagersten
proceedings of the 6th international conference on high performance and …, 2011
772011
Memory system behavior of Java-based middleware
M Karlsson, KE Moore, E Hagersten, DA Wood
The Ninth International Symposium on High-Performance Computer Architecture …, 2003
742003
Das System kann den Vorgang jetzt nicht ausführen. Versuchen Sie es später erneut.
Artikel 1–20