Resve Saleh
Resve Saleh
Bestätigte E-Mail-Adresse bei
Zitiert von
Zitiert von
Performance evaluation and design trade-offs for network-on-chip interconnect architectures
PP Pande, C Grecu, M Jones, A Ivanov, R Saleh
IEEE transactions on Computers 54 (8), 1025-1040, 2005
Analysis and design of digital integrated circuits
D Hodges, H Jackson, R Saleh
McGraw-Hill, Inc., 2003
System-on-chip: Reuse and integration
R Saleh, S Wilton, S Mirabbasi, A Hu, M Greenstreet, G Lemieux, ...
Proceedings of the IEEE 94 (6), 1050-1069, 2006
Design of a switch for network on chip applications
PP Pande, C Grecu, A Ivanov, R Saleh
2003 IEEE International Symposium on Circuits and Systems (ISCAS) 5, V-V, 2003
Design, synthesis, and test of networks on chips
PP Pande, C Grecu, A Ivanov, R Saleh, G De Micheli
IEEE Design & Test of Computers 22 (5), 404-413, 2005
Clock skew verification in the presence of IR-drop in the power distribution network
R Saleh, SZ Hussain, S Rochel, D Overhauser
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2000
Application mapping onto mesh-based network-on-chip using discrete particle swarm optimization
PK Sahu, T Shah, K Manna, S Chattopadhyay
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 (2), 300-312, 2013
Iterated timing analysis
RA Saleh, AR Newton, RA Saleh, AR Newton
Mixed-Mode Simulation, 65-99, 1990
Power supply noise in SoCs: Metrics, management, and measurement
K Arabi, R Saleh, X Meng
IEEE Design & Test of Computers 24 (3), 236-244, 2007
BIST for network-on-chip interconnect infrastructures
C Grecu, P Pande, A Ivanov, R Saleh
24th IEEE VLSI Test Symposium, 6 pp.-35, 2006
On-line fault detection and location for NoC interconnects
C Grecu, A Ivanov, R Saleh, ES Sogomonyan, PP Pande
12th IEEE International On-Line Testing Symposium (IOLTS'06), 6 pp., 2006
Novel decoupling capacitor designs for sub-90nm CMOS technology
X Meng, K Arabi, R Saleh
7th International Symposium on Quality Electronic Design (ISQED'06), 6 pp.-271, 2006
Simulation and analysis of transient faults in digital circuits
FL Yang, RA Saleh
IEEE Journal of Solid-State Circuits 27 (3), 258-264, 1992
Mixed-mode simulation and analog multilevel simulation
RA Saleh, SJ Jou, AR Newton
Springer Science & Business Media, 2013
Mixed-mode simulation
RA Saleh, AR Newton
Springer Science & Business Media, 2012
Layout of Decoupling Capacitors in IP Blocks for 90-nm CMOS
X Meng, R Saleh, K Arabi
IEEE transactions on very large scale integration (VLSI) systems 16 (11 …, 2008
Testing network-on-chip communication fabrics
C Grecu, A Ivanov, R Saleh, PP Pande
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2007
Parallel circuit simulation on supercomputers
RA Saleh, KA Gallivan, MC Chang, IN Hajj, D Smart, TN Trick
Proceedings of the IEEE 77 (12), 1915-1931, 1989
Programmable logic IP cores in SoC design: Opportunities and challenges
SJE Wilton, R Saleh
Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No …, 2001
Incremental techniques for the identification of statically sensitizable critical paths
YC Ju, RA Saleh
Proceedings of the 28th ACM/IEEE Design Automation Conference, 541-546, 1991
Das System kann den Vorgang jetzt nicht ausführen. Versuchen Sie es später erneut.
Artikel 1–20