Folgen
Ishan Thakkar
Ishan Thakkar
Assistant Professor, University of Kentucky
Bestätigte E-Mail-Adresse bei uky.edu - Startseite
Titel
Zitiert von
Zitiert von
Jahr
Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers
IG Thakkar, SVR Chittamuru, S Pasricha
2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS), 1-4, 2016
402016
PICO: Mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs
SVR Chittamuru, IG Thakkar, S Pasricha
Proceedings of the 53rd Annual Design Automation Conference, 1-6, 2016
382016
LIBRA: Thermal and process variation aware reliability management in photonic networks-on-chip
IG Thakkar, S Pasricha
IEEE Transactions on Multi-Scale Computing Systems 4 (4), 758-772, 2018
372018
Improving the reliability and energy-efficiency of high-bandwidth photonic NoC architectures with multilevel signaling
IG Thakkar, SVR Chittamuru, S Pasricha
Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on …, 2017
352017
HYDRA: Heterodyne crosstalk mitigation with double microring resonators and data encoding for photonic NoCs
SVR Chittamuru, IG Thakkar, S Pasricha
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26 (1), 168-181, 2017
352017
SOTERIA: exploiting process variations to enhance hardware security with photonic NoC architectures
SVR Chittamuru, IG Thakkar, V Bhat, S Pasricha
Proceedings of the 55th Annual Design Automation Conference, 1-6, 2018
332018
Process variation aware crosstalk mitigation for DWDM based photonic NoC architectures
SVR Chittamuru, IG Thakkar, S Pasricha
2016 17th International Symposium on Quality Electronic Design (ISQED), 57-62, 2016
282016
A comparative analysis of front-end and back-end compatible silicon photonic on-chip interconnects
IG Thakkar, SVR Chittamuru, S Pasricha
Proceedings of the 18th System Level Interconnect Prediction Workshop, 1-8, 2016
252016
Analyzing voltage bias and temperature induced aging effects in photonic interconnects for manycore computing.
SVR Chittamuru, IG Thakkar, S Pasricha
SLIP, 1-8, 2017
242017
Mitigation of homodyne crosstalk noise in silicon photonic NoC architectures with tunable decoupling
IG Thakkar, SVR Chittamuru, S Pasricha
Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on …, 2016
232016
3D-Wiz: A novel high bandwidth, optically interfaced 3D DRAM architecture with reduced random access time
IG Thakkar, S Pasricha
2014 IEEE 32nd International Conference on Computer Design (ICCD), 1-7, 2014
232014
3D-ProWiz: An energy-efficient and optically-interfaced 3D DRAM architecture with reduced data access overhead
IG Thakkar, S Pasricha
IEEE Transactions on Multi-Scale Computing Systems 1 (3), 168-184, 2015
212015
DyPhase: A dynamic phase change memory architecture with symmetric write latency and restorable endurance
IG Thakkar, S Pasricha
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2017
202017
Interconnects for DNA, quantum, in-memory, and optical computing: insights from a panel discussion
A Ganguly, S Abadal, I Thakkar, NE Jerger, M Riedel, M Babaie, ...
IEEE micro 42 (3), 40-49, 2022
162022
LORAX: Loss-aware approximations for energy-efficient silicon photonic networks-on-chip
F Sunny, A Mirza, I Thakkar, S Pasricha, M Nikdast
Proceedings of the 2020 on Great Lakes Symposium on VLSI, 235-240, 2020
152020
ARXON: A Framework for Approximate Communication Over Photonic Networks-on-Chip
FP Sunny, A Mirza, I Thakkar, M Nikdast, S Pasricha
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 29 (6 …, 2021
142021
Exploiting process variations to secure photonic NoC architectures from snooping attacks
SVR Chittamuru, IG Thakkar, S Pasricha, SS Vatsavai, V Bhat
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2020
142020
Massed refresh: An energy-efficient technique to reduce refresh overhead in hybrid memory cube architectures
IG Thakkar, S Pasricha
2016 29th International Conference on VLSI Design and 2016 15th …, 2016
142016
3-D WiRED: A novel wide I/O DRAM with energy-efficient 3-D bank organization
I Thakkar, S Pasricha
IEEE Design & Test 32 (4), 71-80, 2015
122015
Securing photonic NoC architectures from hardware trojans
S Pasricha, SVR Chittamuru, IG Thakkar, V Bhat
2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS), 1-8, 2018
112018
Das System kann den Vorgang jetzt nicht ausführen. Versuchen Sie es später erneut.
Artikel 1–20