Folgen
Alexandre Eichenberger
Alexandre Eichenberger
Researcher at IBM T.J. Watson Research Center
Bestätigte E-Mail-Adresse bei us.ibm.com - Startseite
Titel
Zitiert von
Zitiert von
Jahr
Multi-petascale highly efficient parallel supercomputer
S Asaad, RE Bellofatto, MA Blocksome, MA Blumrich, P Boyle, ...
US Patent 9,081,501, 2015
5752015
Vectorization for SIMD architectures with alignment constraints
AE Eichenberger, P Wu, K O'brien
Acm sigplan notices 39 (6), 82-93, 2004
3002004
Optimizing compiler for the cell processor
AE Eichenbergert, K O'Brien, K O'Brien, P Wu, T Chen, PH Oden, ...
14th International Conference on Parallel Architectures and Compilation …, 2005
2572005
Using advanced compiler technology to exploit the performance of the Cell Broadband Engine™ architecture
AE Eichenberger, JK O'Brien, KM O'Brien, P Wu, T Chen, PH Oden, ...
IBM Systems Journal 45 (1), 59-84, 2006
2212006
Overview of the IBM Blue Gene/P project
G Almasi, S Asaad, RE Bellofatto, HR Bickford, MA Blumrich, B Brezzo, ...
IBM Journal of Research and Development, 2008
2202008
OMPT: An OpenMP tools application programming interface for performance analysis
AE Eichenberger, J Mellor-Crummey, M Schulz, M Wong, N Copty, ...
OpenMP in the Era of Low Power Devices and Accelerators: 9th International …, 2013
1482013
Efficient SIMD code generation for runtime alignment and length conversion
P Wu, AE Eichenberger, A Wang
International Symposium on Code Generation and Optimization, 153-164, 2005
1282005
Effective cluster assignment for modulo scheduling
E Nystrom, AE Eichenberger
Proceedings. 31st Annual ACM/IEEE International Symposium on …, 1998
1251998
Framework for generating mixed-mode operations in loop-level simdization
AE Eichenberger, KTA Wang, P Wu
US Patent 8,549,501, 2013
1142013
Complex matrix multiplication operations with data pre-conditioning in a high performance computing architecture
AE Eichenberger, MK Gschwind, JA Gunnels
US Patent 8,650,240, 2014
1122014
Stage scheduling: a technique to reduce the register requirements of a module schedule
AE Eichenberger, ES Davidson
Proceedings of the 28th Annual International Symposium on Microarchitecture …, 1995
1091995
Offloading support for OpenMP in Clang and LLVM
SF Antao, A Bataev, AC Jacob, GT Bercea, AE Eichenberger, G Rokos, ...
2016 Third Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC), 1-11, 2016
892016
Automatic creation of tile size selection models
T Yuki, L Renganarayanan, S Rajopadhye, C Anderson, AE Eichenberger, ...
Proceedings of the 8th annual IEEE/ACM international symposium on Code …, 2010
892010
Efficient formulation for optimal modulo schedulers
AE Eichenberger, ES Davidson
ACM SIGPLAN Notices 32 (5), 194-205, 1997
871997
Multi-petascale highly efficient parallel supercomputer
S Asaad, RE Bellofatto, MA Blocksome, MA Blumrich, P Boyle, ...
US Patent 9,971,713, 2018
842018
Matrix multiplication operations using pair-wise load and splat operations
AE Eichenberger, MK Gschwind, JA Gunnels, V Salapura
US Patent 9,600,281, 2017
842017
An integrated simdization framework using virtual vectors
P Wu, AE Eichenberger, A Wang, P Zhao
Proceedings of the 19th annual international conference on Supercomputing …, 2005
812005
Coordinating GPU threads for OpenMP 4.0 in LLVM
C Bertolli, SF Antao, AE Eichenberger, KOBZ Sura, AC Jacob, T Chen, ...
2014 LLVM Compiler Infrastructure in HPC, 12-21, 2014
802014
Compiling onnx neural network models using mlir
T Jin, GT Bercea, TD Le, T Chen, G Su, H Imai, Y Negishi, A Leu, ...
arXiv preprint arXiv:2008.08272, 2020
772020
Integrating GPU support for OpenMP offloading directives into Clang
C Bertolli, SF Antao, GT Bercea, AC Jacob, AE Eichenberger, T Chen, ...
Proceedings of the Second Workshop on the LLVM Compiler Infrastructure in …, 2015
772015
Das System kann den Vorgang jetzt nicht ausführen. Versuchen Sie es später erneut.
Artikel 1–20