Folgen
Vikram Saxena
Vikram Saxena
Meta
Bestätigte E-Mail-Adresse bei fb.com
Titel
Zitiert von
Zitiert von
Jahr
Overview of a compiler for synthesizing MATLAB programs onto FPGAs
P Banerjee, M Haldar, A Nayak, V Kim, V Saxena, S Parkes, D Bagchi, ...
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12 (3), 312-324, 2004
752004
Parallel genetic algorithms for simulation-based sequential circuit test generation
D Krishnaswamy, MS Hsiao, V Saxena, EM Rudnick, JH Patel, ...
Proceedings Tenth International Conference on VLSI Design, 475-481, 1997
511997
Monte-Carlo approach for power estimation in sequential circuits
V Saxena, FN Najm, IN Hajj
Proceedings European Design and Test Conference. ED & TC 97, 416-420, 1997
381997
System and method for estimating power consumption of a circuit thourgh the use of an energy macro table
V Saxena, R Mehra
US Patent 6,810,482, 2004
272004
System for architecture and resource specification and methods to compile the specification onto hardware
A Nayak, M Haldar, A Choudhary, V Saxena, P Banerjee
US Patent 7,376,939, 2008
252008
TOGAPS: a testability oriented genetic algorithm for pipeline synthesis
CP Ravikumar, V Saxena
VLSI Design 5 (1), 77-87, 1996
171996
AccelFPGA: A DSP Design Tool for Making Area Delay Tradeoffs While Mapping MATLAB Programs onto FPGAs
P Banerjee, M Haldar, A Nayak, V Kim, V Saxena, R Anderson, J Uribe
Proc. Int. Signal Processing Conference (ISPC), 2003
132003
Estimation of state line statistics in sequential circuits
V Saxena, FN Najm, IN Hajj
ACM Transactions on Design Automation of Electronic Systems (TODAES) 7 (3 …, 2002
132002
Method and apparatus for improving efficiency of constraint solving
MA Iyer, V Saxena
US Patent 7,353,216, 2008
122008
Synthesis of testable pipelined datapaths using genetic search
CP Ravikumar, V Saxena
Proceedings of 9th International Conference on VLSI Design, 205-210, 1996
91996
Systems and methods for determining relevance of place data
LZ Yanez, SP Singh, C Sheth, A AuYoung, S Yang, V Saxena
US Patent App. 15/829,487, 2019
72019
Deep learning coordinate prediction using satellite and service data
CP Sheth, M Yi, LZ Yanez, S Yang, SP Singh, A AuYoung, V Saxena
US Patent 10,699,398, 2020
42020
Using sensor data for coordinate prediction
SP Singh, U Madhow, V Saxena, LZ Yanez, CP Sheth, S Yang, ...
US Patent 10,809,083, 2020
32020
Systems and methods for evaluating accuracy of place data based on context
LZ Yanez, SP Singh, C Sheth, A AuYoung, S Yang, V Saxena
US Patent App. 15/829,573, 2019
32019
Detecting attribute change from trip data
A AuYoung, LZ Yanez, KE DeHovitz, TD Herringshaw, JL Ross, V Saxena, ...
US Patent 10,984,060, 2021
22021
Polyline matching to map data for routing a trip
J Jiao, B Gurakan, V Saxena, HA Razvi
US Patent App. 16/450,560, 2019
22019
Study Of School Based Service Software: With Reference To Fedena
V Saxena, B Kakkar, K Gupta
Journal of Engineering, Computers & Applied Sciences 2 (6), 2013
22013
Making area-performance tradeoffs at the high level using the AccelFPGA compiler for FPGAs
P Banerjee, V Saxena, J Uribe, M Haldar, A Nayak, V Kim, D Bagchi, ...
Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field …, 2003
22003
Statistical power estimation for sequential CMOS circuits
V Saxena
Coordinated Science Laboratory Report no. UILU-ENG-96-2229, DAC-55, 1996
21996
Method and system for smart data input relay
R Satapathy, S Vemulapati, K Gupta, V Saxena, G Mishra
US Patent 9,940,352, 2018
12018
Das System kann den Vorgang jetzt nicht ausführen. Versuchen Sie es später erneut.
Artikel 1–20